Skip to content
← d-Matrix

Director, Quality and Reliability Engineering – AI Hardware

d-Matrix · Santa Clara

Infrastructureremotedirector$195k–$285k
Apply on the lab’s site ↗

At a glance

Highlights

  • Own quality and reliability for AI hardware from ASICs to rack-scale clusters.
  • Build world-class quality programs for first-gen rack products shipping in volume.
  • Drive fault-tolerant design to meet AI datacenter availability requirements.

What they offer

  • Equity
  • Bonus

Ideal candidate

Seasoned hardware quality leader energized by hard problems and execution at data-center scale. You bring humility, collaboration, and a drive to embed reliability into design, supply chain, and customer success.

Requirements

  • 15+ years in hardware quality and reliability engineering, including 5+ years leading multi-disciplinary teams
  • BS/MS in EE/ME or a related engineering field
  • Deep exposure to server-class systems, AI accelerators, or data center hardware
  • Proven track record of building or scaling a QMS through high-volume ramps
  • Hands-on experience across supplier, manufacturing, and customer quality, including ODMs and CMs
  • Component engineering experience: qualification, AVL management, second sourcing, and lifecycle management
  • Command of reliability fundamentals (MTBF, acceleration models, RDT/ORT, system-, rack-, and cluster-level availability) and quality tools (8D, 5-Why, FMEA, SPC, DOE)
  • ISO 9001 lead auditor experience or equivalent; ASQ CQE/CRE and PLM (Arena or Agile) familiarity preferred
  • Strong executive presence with customers, suppliers, and internal stakeholders
remote policy
Hybrid, 3 days per week onsite at Santa Clara, CA HQ

Lab profile

About d-Matrix

Pioneers memory-centric compute-in-memory chips and software for faster, energy-efficient AI inference.

What they build

  • Digital in-memory compute inference chips
  • Rack-scale AI inference systems
  • AI inference software stack

Known for

  • Compute-in-memory architecture
  • Energy-efficient inference design
  • Full-stack chips-to-systems expertise

Key facts

  • Founded in 2019
  • Headquartered in Santa Clara, California
  • Backed by Temasek, Playground Global, and M12
More about d-Matrix →
Apply on the lab’s site ↗

Posted · Last seen