Skip to content
← Eridu

ASIC Design Verification Lead

Eridu · Saratoga, CA

Infrastructureonsitelead
Apply on the lab’s site ↗

At a glance

Highlights

  • Own verification for high-performance networking silicon built for AI data centers.
  • Help deliver a network switch with order-of-magnitude bandwidth and radix gains.
  • Shape first silicon and system designed from the ground up for AI.

Ideal candidate

Hands-on verification leader who has owned chips through tape-out and thrives in fast-moving startups. You lead by technical depth, sweat coverage closure and correctness, and collaborate closely across disciplines.

Requirements

  • Strong hands-on experience in ASIC design verification
  • Proven track record of taking at least one complex ASIC to tape-out with direct verification ownership
  • Deep expertise in SystemVerilog and UVM-based verification methodologies
  • Strong understanding of ASIC design and verification flows, including simulation, coverage, and debug
  • Experience with block-level through full-chip verification and integration
  • Ability to drive execution in ambiguous, fast-paced startup environments
  • Excellent communication skills and ability to collaborate across disciplines

Lab profile

About Eridu

Silicon Valley hardware startup building high-bandwidth AI network switches to accelerate data centers.

What they build

  • High-bandwidth AI network switch
  • AI data center interconnect infrastructure

Known for

  • Custom networking ASIC design
  • High-radix high-bandwidth networking
  • Silicon, packaging, software and systems co-design

Key facts

  • Headquartered in Silicon Valley
More about Eridu →
Apply on the lab’s site ↗

Posted · Last seen