Skip to content
← MatX

Formal Verification Engineer

MatX · Mountain View (HQ) or Remote

CHECKED 7H AGO

Infrastructureremote$160k–$600k
Apply on the lab’s site ↗

At a glance

Highlights

  • Bring mathematical guarantees to full-stack AI hardware and software systems.
  • Prove correctness of compiler lowering passes from high-level models to silicon.
  • Help shape formal methods across chips, compilers, and architecture teams.

What they offer

  • 4 weeks PTO + 12 company holidays
  • Company-subsidized medical, dental and vision insurance
  • 401K with up to 5% company contribution plus life and disability insurance
  • $1500 annual professional development budget
  • Onsite lunch and dinner Monday-Friday plus paid commute
  • Up to 12 weeks paid parental leave plus mental health benefits

Ideal candidate

You are a rigorous systems thinker who loves proving hardware and software actually correct. Comfortable across chips and compilers, you thrive owning big ambiguous problems in a small fast-moving team.

Requirements

  • Hands-on experience with hardware model checking, writing properties and closing proofs at block or subsystem level
  • Practical experience with at least one interactive theorem prover
  • Experience embedding a language or IR into a theorem prover is a strong plus
  • Experience with compiler correctness proofs or verified compilation is a strong plus
  • Comfort working across hardware/software boundary across RTL and compiler IR
  • Able to work in a small team with large and fast-shifting scope
remote policy
Up to 3 weeks remote work

Lab profile

About MatX

Designs vertically integrated AI silicon and systems to run frontier models at physics-limit efficiency.

What they build

  • AI accelerator silicon for GenAI training and inference
  • Rack-scale AI data center systems
  • Full-stack silicon-to-software platform for large ML workloads

Known for

  • Vertically integrated silicon-to-systems design
  • AI accelerator architecture and performance modeling for LLMs
  • High-efficiency power architecture from chip to rack
  • Silicon verification and software-hardware co-verification
More about MatX →
Apply on the lab’s site ↗