Skip to content
← MatX

Infrastructure Engineer

MatX · Mountain View (HQ) or Remote

CHECKED 7H AGO

Infrastructureremote
Apply on the lab’s site ↗

At a glance

Highlights

  • Support custom chip development with hermetic builds and large verification jobs
  • Harden cloud networking, shared filesystems and self-hosted CI fleet
  • Build internal tools and integrations that make chip engineers faster

What they offer

  • Friday meals with ordering via WeBox, Specialty's or reimbursement
  • 100% paid daily commute via company Uber or train reimbursement
  • $50/mo flexible perk
  • $35/mo cellular and $40/mo wifi reimbursement
  • Up to $1000 home office setup via Amazon business
  • 100% paid mental health benefit via SpringHealth and Guardian EAP
  • Up to 12 weeks paid parental leave, pregnancy disability leave and flexible return

Ideal candidate

A curious infrastructure generalist who thrives on ambiguous, three-layers-deep debugging and building tools that make engineers faster. Careful in production, security-aware, and motivated by owning shared systems.

Requirements

  • Deep Linux systems knowledge from userspace down to syscalls, namespaces, mounts and routing
  • Deep networking across VPCs, DNS, firewalls, shared filesystems and private connectivity
  • Infrastructure-as-code experience on a major cloud, ideally Terraform on GCP
  • Strong generalist instincts to learn unfamiliar protocols and debug without a paved path
  • Threat-modeling and operational thinking for shared production infrastructure
  • Surgical git workflow with clean rebases and split PRs

Lab profile

About MatX

Designs vertically integrated AI silicon and systems to run frontier models at physics-limit efficiency.

What they build

  • AI accelerator silicon for GenAI training and inference
  • Rack-scale AI data center systems
  • Full-stack silicon-to-software platform for large ML workloads

Known for

  • Vertically integrated silicon-to-systems design
  • AI accelerator architecture and performance modeling for LLMs
  • High-efficiency power architecture from chip to rack
  • Silicon verification and software-hardware co-verification
More about MatX →
Apply on the lab’s site ↗