Skip to content
← MatX

PCB Layout Engineer - AI Compute Hardware

MatX · Mountain View (HQ) or Remote

CHECKED 9H AGO

Infrastructureremotesenior$160k–$600k
Apply on the lab’s site ↗

At a glance

Highlights

  • Design high-density boards for AI chips, compute trays and rack-scale systems.
  • Own layout from floorplanning through final Gerber release for AI accelerators.
  • Support bring-up and debug to resolve layout-related signal issues.

What they offer

  • 4 weeks PTO accrued + 12 company holidays + up to 3 weeks remote work
  • Company-subsidized medical, dental and vision plus life insurance, HSA and FSA
  • Friday lunch, $50/mo extras, cell and internet reimbursement
  • Commute covered via company Uber or train reimbursement
  • Up to $1000 home office setup and paid mental wellbeing benefit
  • Up to 12 weeks paid parental leave plus pregnancy disability leave

Ideal candidate

Hands-on PCB designer with deep high-speed board experience who cares about signal and power integrity and thrives owning complex layouts from floorplan to bring-up.

Requirements

  • 7+ years of PCB layout experience with complex 20+ layer boards
  • Proficiency in Cadence Allegro for high-speed design
  • Experience with fine-pitch BGA placement and routing for AI ASICs
  • Strong understanding of PDN design and stack-up design
  • Familiarity with back-drilling, via-in-pad and DFM/DFT requirements
  • Experience releasing fabrication packages and working with fabricators and JDM/ODM partners
remote policy
Up to 3 weeks remote work

Lab profile

About MatX

Designs vertically integrated AI silicon and systems to run frontier models at physics-limit efficiency.

What they build

  • AI accelerator silicon for GenAI training and inference
  • Rack-scale AI data center systems
  • Full-stack silicon-to-software platform for large ML workloads

Known for

  • Vertically integrated silicon-to-systems design
  • AI accelerator architecture and performance modeling for LLMs
  • High-efficiency power architecture from chip to rack
  • Silicon verification and software-hardware co-verification
More about MatX →
Apply on the lab’s site ↗