Skip to content
← Tenstorrent

Chiplet Physical Design Engineer

Tenstorrent · Santa Clara, California, United States · Austin

CHECKED 23H AGO

Infrastructureonsitesenior$100k–$500k
Apply on the lab’s site ↗

At a glance

Highlights

  • Design and integrate multiple chiplets into a System-in-Package solution.
  • Own synthesis and place-and-route for high-speed CPU core designs.
  • Drive performance, power and area outcomes on advanced process nodes.

What they offer

  • Base and variable compensation targets
  • Highly competitive compensation package and benefits

Ideal candidate

Detail-driven physical design veteran who thrives in complex, multi-stakeholder programs and takes ownership from synthesis to closure. Collaborative mentor who balances technical depth with schedule realities to deliver world-class CPU and AI silicon.

Requirements

  • Bachelor's, Master's, or PhD in Electrical Engineering, Computer Engineering, or Computer Science
  • 10+ years of industry experience in physical design for CPU or GPU products
  • Strong hands-on experience with Synopsys and/or Cadence tools across synthesis, P&R, and closure
  • Proven expertise in timing closure, ECO flows, and PV convergence at block and chip level
  • Proficiency in scripting with TCL required and Python strongly preferred
remote policy
Remote based in the United States
hiring process
Candidates assessed for appropriate level during interview process, with offers aligned to that level

Lab profile

About Tenstorrent

Builds high-performance RISC-V CPUs and AI accelerators with full-stack software for efficient AI computing.

What they build

  • AI accelerators
  • RISC-V CPUs
  • AI software and compilers

Known for

  • Custom RISC-V CPU development from scratch
  • Full-stack AI hardware and software
  • Performance, ease of use and cost efficiency

Key facts

  • Founded in 2016
  • Headquartered in Toronto, Canada
  • Backed by Samsung and Hyundai Motor Group
More about Tenstorrent →
Apply on the lab’s site ↗